Le Temps des Cerises: Efficient Temporal Stack Safety on Capability Machines using Directed Capabilities

Joint work with Alix Trieu and Lars Birkedal


What is Stack Safety?


- The call stack is responsible for:
 - Local variables
 - Adheres to strict scope and lifetime rules
 - Enforces that calls are well bracketed


A family of stack safety properties


A Family of Stack Safety Properties


- Local state encapsulation
 - Local variables/stack objects stack allocated
 - Local state of a closure heap allocated
- Well-bracketed control flow
- Temporal stack safety
 - No use after free of stack allocated data























Enforcing Stack Safety using Capabilities

Background

Local Capabilities

[2018] Reasoning about a Machine with Local Capabilities Skorstengaard et. al.

Linear Capabilities

[2019] Enforcing Well-Bracketed Control Flow and Local State Encapsulation using Linear Capabilities Skorstengaard et. al.

Uninitialized Capabilities

[2021] Efficient and Provable Local Capability Revocation using Uninitialized Capabilities

Georges et. al.

Temporal Capabilities

[2019] Temporal Safety for Stack Allocated Memory on Capability Machines Tsampas et. al.

Throughline

A safe stack enforces specific spatial and temporal properties to stack allocated memory

The authority granted by a stack capability must follow these exact properties, including the lifetime properties of stack frames

This requires some kind of "capability revocation" mechanism

Throughline

A safe stack enforces specific spatial and temporal properties to stack allocated memory

The authority granted by a stack capability must follow these exact properties, including the lifetime properties of stack frames

This requires some kind of "capability revocation" mechanism


... efficiently!

Capabilities for the heap and for the stack

Pointers are replaced by hardware capabilities




Pointers are replaced by hardware capabilities




Bounds of authority

Pointers are replaced by hardware capabilities



- Bounds of authority
- Permission: RO/RW/etc

Pointers are replaced by hardware capabilities




Bounds of authority

Permission: RO/RW/etc


Address


Pointers are replaced by hardware capabilities




- Bounds of authority
- Permission: RO/RW/etc
- Address

A Lattice of Permissions







A Lattice of Permissions




A Lattice of Permissions




Capability Revocation







Create an activation record that can:




- Create an activation record that can:
 - Reinstate the old stack pointer




- Create an activation record that can:
 - Reinstate the old stack pointer
 - Update PC to the next instruction in program




- Create an activation record that can:
 - Reinstate the old stack pointer
 - Update PC to the next instruction in program



- Create an activation record that can:
 - Reinstate the old stack pointer
 - Update PC to the next instruction in program
- Activation record is stored on the stack




- Create an activation record that can:
 - Reinstate the old stack pointer
 - Update PC to the next instruction in program
- Activation record is stored on the stack





- Create an activation record that can:
 - Reinstate the old stack pointer
 - Update PC to the next instruction in program
- Activation record is stored on the stack


Motivating Revocation





Motivating Revocation



























Capability Revocation: Callee

Uninitialized capabilities





A capability with permission $U\pi$, range [b,e) and address a grants:

- authority π for the range [b,a)
- no authority over [a+1,e)
- write only authority over a


Its address a is incremented once written to


A Revisited Lattice of Permissions






A Revisited Lattice of Permissions








Capability Revocation: Caller

- A dangling stack pointer is a capability that points to a "younger" stack frame (remember, in our stack higher means younger)
- Take advantage of the implicit lifetime information of on-stack capability addresses
- Higher address = younger stack
- Older stack capabilities cannot store younger stack capabilities












- One additional locality bit
- One more dynamic arithmetic check





A Re-Revisited Lattice of Permissions








A Re-Revisited Lattice of Permissions




















Before calling an adversary

activation record







Before returning to an adversary

Before returning to an adversary

Clear all general purpose registers

How can we trust that this works?

Summary of the Mechanized Verification

- Unary logical relation
 - Used to prove the robust safety of examples that interact with unknown code (Awkward example, dangling stack pointer example, stack object example)

using the calling convention

- Binary logical relation
 - Used to prove the contextual equivalence of examples that interact with unknown code
- Full-abstraction against an overlay semantics (proved in Coq)

Summary of the Mechanized Verification

- Unary logical relation
 - Used to prove the robust safety of examples that interact with unknown code (Awkward example, dangling stack pointer example, stack object example)

using the calling convention

- Binary logical relation
 - Used to prove the contextual equivalence of examples that interact with unknown code
- Full-abstraction against an overlay semantics (proved in Coq)

Dangling Stack Pointer Example

```
g1: malloc 1 r2
store r2 2
closure creation around
r2 and f1
```

```
f1: prepstack r_stk
loadU r0 r_stk -1
push r_env
load r_env r_env
assert r_env 2
rclear RegName\{PC,r0}
jmp r0
```

Dangling Stack Pointer Example

g1: malloc 1 r2 store r2 2 closure creation around r2 and f1

f1: prepstack r_stk
loadU r0 r_stk -1
push r_env
load r_env r_env
assert r_env 2
rclear RegName\{PC,r0}
jmp r0


prepare the stack: check its size, check that the parameters can be read,...

```
g1: malloc 1 r2
store r2 2
closure creation around
r2 and f1
```

```
f1: prepstack r_stk

loadU r0 r_stk -1

push r_env
load r_env r_env
assert r_env 2
rclear RegName\{PC,r0}
jmp r0
```



```
g1: malloc 1 r2
store r2 2
closure creation around
r2 and f1
```

```
f1: prepstack r_stk
loadU r0 r_stk -1

push r_env
load r_env r_env
assert r_env 2
rclear RegName\{PC,r0}
jmp r0
```

purposefully try to leak the enclosed local state

```
g1: malloc 1 r2
store r2 2
closure creation around
r2 and f1
```

```
f1: prepstack r_stk
loadU r0 r_stk -1
push r_env
load r_env r_env
assert r_env 2
rclear RegName\{PC,r0}
jmp r0
```

load the enclosed local state and assert it is still 2

```
g1: malloc 1 r2
store r2 2
closure creation around
r2 and f1
```


```
f1: prepstack r_stk
loadU r0 r_stk -1
push r_env
load r_env r_env
assert r_env 2
rclear RegName\{PC,r0}
jmp r0
```

apply the calling convention: clear registers and return

A Program Logic to Reason about Known Code

```
 \left\{ \begin{array}{l} \mathsf{pc} \mapsto (\mathsf{RX}, \mathsf{GLOBAL}, b, e, b) \\ * [b, e) \mapsto f_1 \\ * r_{\mathsf{stk}} \mapsto (\mathsf{URWLX}, \mathsf{DIRECTED}, bstk, estk, astk) \\ * \cdots \end{array} \right\} \mathsf{Executing} \left\{ \begin{array}{l} \mathsf{pc} \mapsto - \\ * r_{\mathsf{stk}} \mapsto - \\ * \cdots \end{array} \right\}
```

f1: prepstack r_stk
loadU r0 r_stk -1
push r_env
load r_env r_env
assert r_env 2
rclear RegName\{PC,r0}
jmp r0



Defining "safe to share"

```
\mathcal{V}(w) w is safe to share
```

 $\mathcal{E}(w)$ w is safe to execute

```
\mathsf{FTLR}: \mathcal{V}(w) \to \mathcal{E}(w)
```

```
f1: prepstack r_stk loadU r0 r_stk -1 push r_env load r_env r_env assert r_env 2 rclear RegName\{PC,r0} jmp r0
```

closure activation

(RWX,Global,f1,-,f1)

(E, Global, ...)

$$\mathcal{E}(w) \triangleq \forall reg, \{ \mathsf{pc} \mapsto w * [r_1, ..., r_{31}] \mapsto reg * \mathcal{R}(reg) * \cdots \}$$
 Executable $\{ \cdots \}$

$$\mathcal{E}(w) \triangleq \forall reg, \{ pc \mapsto w * [r_1, ..., r_{31}] \mapsto reg * \mathcal{R}(reg) * \cdots \}$$
 Executable $\{ \cdots \}$ $\mathcal{R}(reg) \triangleq \mathcal{V}(reg[0]) * \cdots * \mathcal{V}(reg[30])$

$$\mathcal{E}(w) \triangleq \forall reg, \{ pc \mapsto w * [r_1, ..., r_{31}] \mapsto reg * \mathcal{R}(reg) * \cdots \}$$
 Executable $\{ \cdots \}$ $\mathcal{R}(reg) \triangleq \mathcal{V}(reg[0]) * \cdots * \mathcal{V}(reg[30])$

$$\mathcal{V}(E, GLOBAL, \cdots) \triangleq \Box \triangleright \mathcal{E}(RX, GLOBAL, \cdots)$$

$$\mathcal{E}(w) \triangleq \forall reg, \{ pc \mapsto w * [r_1, ..., r_{31}] \mapsto reg * \mathcal{R}(reg) * \cdots \}$$
 Executable $\{ \cdots \}$ $\mathcal{R}(reg) \triangleq \mathcal{V}(reg[0]) * \cdots * \mathcal{V}(reg[30])$

$$\mathcal{V}(E,GLOBAL,\cdots) \triangleq \Box \triangleright \mathcal{E}(RX,GLOBAL,\cdots)$$

$$\mathcal{V}(z), \mathcal{V}(o, -, -, -, -) \triangleq \top$$

$$\mathcal{E}(w) \triangleq \forall reg, \{ pc \mapsto w * [r_1, ..., r_{31}] \mapsto reg * \mathcal{R}(reg) * \cdots \}$$
 Executable $\{ \cdots \}$ $\mathcal{R}(reg) \triangleq \mathcal{V}(reg[0]) * \cdots * \mathcal{V}(reg[30])$

$$\mathcal{V}(E,GLOBAL,\cdots) \triangleq \Box \triangleright \mathcal{E}(RX,GLOBAL,\cdots)$$

$$\mathcal{V}(z), \mathcal{V}(o, -, -, -, -) \triangleq \top$$

$$\mathcal{V}(\text{RWX}, \text{GLOBAL}, b, e, -) \triangleq \bigstar_{a \in [b, e)} \left[\exists w, a \mapsto w * \mathcal{V}(w) \right]^{\mathcal{N}.a}$$

Defining "safe to execute" and "safe to share"

$$\mathcal{E}(w) \triangleq \forall reg, \{ pc \mapsto w * [r_1, ..., r_{31}] \mapsto reg * \mathcal{R}(reg) * \cdots \}$$
 Executable $\{ \cdots \}$ $\mathcal{R}(reg) \triangleq \mathcal{V}(reg[0]) * \cdots * \mathcal{V}(reg[30])$

$$\mathcal{V}(E, GLOBAL, \cdots) \triangleq \Box \triangleright \mathcal{E}(RX, GLOBAL, \cdots)$$


$$\mathcal{V}(z), \mathcal{V}(o, -, -, -, -) \triangleq \top$$

$$\mathcal{V}(\text{RWX}, \text{GLOBAL}, b, e, -) \triangleq \bigstar_{a \in [b, e)} \left[\exists w, a \mapsto w * \mathcal{V}(w) \right]^{\mathcal{N}.a}$$


No formal distinction between global and directed capabilities

What different states can the stack and heap be in?


What different states can the stack and heap be in?



What different states can the stack and heap be in?




What different states can the stack and heap be in?



What different states can the stack and heap be in?


A stack frame can be:

Live




What different states can the stack and heap be in?

- Live
- Dead/popped



What different states can the stack and heap be in?


- Live
- Dead/popped
- Frozen



What different states can the stack and heap be in?

Uninitialized(w)

- Live
- Dead/popped
- Frozen




What different states can the stack and heap be in?

Frozen(m)

Uninitialized(w)

A stack frame can be:

- Live
- Dead/popped
- Frozen




What different states can the stack and heap be in?

Frozen(m)

Uninitialized(w)

A stack frame can be:

- Live
- Dead/popped
- Frozen




What different states can the stack and heap be in?

Frozen(m)

Uninitialized(w)

A stack frame can be:

- Live
- Dead/popped
- Frozen




What different states can the stack and heap be in?

Frozen(m)

Uninitialized(w)

A stack frame can be:

- Live
- Dead/popped
- Frozen




What different states can the stack and heap be in?

Frozen(m)

Uninitialized(w)

A stack frame can be:

- Live
- Dead/popped
- Frozen




What different states can the stack and heap be in?

Frozen(m)

Uninitialized(w)

A stack frame can be:

- Live
- Dead/popped
- Frozen



always be used

standard states

Which transitions are safe to observe by the caller, and by the callee?

Frozen(m)

Uninitialized(w)

Temporary

Permanent

Which transitions are safe to observe by the caller, and by the callee?

Frozen(m)

Temporary

Permanent

Which transitions are safe to observe by the caller, and by the callee?

→ observable by all

Frozen(m)

Temporary

Permanent


Which transitions are safe to observe by the caller, and by the callee?


Frozen(m)

Temporary

Permanent

Which transitions are safe to observe by the caller, and by the callee?






Temporary

Permanent

Which transitions are safe to observe by the caller, and by the callee?




observable by all


Temporary

Permanent


Which transitions are safe to observe by the caller, and by the callee?









Which transitions are safe to observe by the caller, and by the callee?




Which transitions are safe to observe by the caller, and by the callee?




Which transitions are safe to observe by the caller, and by the callee?





Which transitions are safe to observe by the caller, and by the callee?




Which transitions are safe to observe by the caller, and by the callee?











standard state transition system

• public future world relation $\underline{\underline{}}^{pub}$



- public future world relation \Box^{pub}
- private future world relation \Box^{priv}



- public future world relation $\Box pub$
- private future world relation \Box^{priv}
- relative future world relation $\underline{\square}^{a}$

 $\mathcal{V}: \mathsf{WORLD} \to \mathsf{Word} \to iProp$

 $\mathcal{E}: \mathsf{WORLD} \to \mathsf{Word} \to iProp$

Where a WORLD is a map from addresses to standard states

 $\mathcal{V}: \mathsf{WORLD} \to \mathsf{Word} \to iProp$

 $\mathcal{E}: \mathsf{WORLD} \to \mathsf{Word} \to iProp$

Where a WORLD is a map from addresses to standard states

We will need to satisfy the following monotonicity requirements:

 $\mathcal{V}: \mathsf{WORLD} \to \mathsf{Word} \to iProp$

 $\mathcal{E}: \mathsf{WORLD} \to \mathsf{Word} \to iProp$

Where a WORLD is a map from addresses to standard states

We will need to satisfy the following monotonicity requirements:

• For uninitialized capabilities: $W' \supseteq W \to \mathcal{V}(W)(p,g,b,e,a) \longrightarrow \mathcal{V}(W')(p,g,b,e,a)$

 $\mathcal{V}: \mathsf{WORLD} \to \mathsf{Word} \to iProp$

 $\mathcal{E}: \mathsf{WORLD} \to \mathsf{Word} \to iProp$

Where a WORLD is a map from addresses to standard states

We will need to satisfy the following monotonicity requirements:

- For uninitialized capabilities: $W' \supseteq W \to \mathcal{V}(W)(p,g,b,e,a) \longrightarrow \mathcal{V}(W')(p,g,b,e,a)$
- For non uninitialized capabilities: $W' \supseteq W \to \mathcal{V}(W)(p,g,b,e,a) \longrightarrow \mathcal{V}(W')(p,g,b,e,a)$

 $\mathcal{V}: \mathsf{WORLD} \to \mathsf{Word} \to iProp$

 $\mathcal{E}: \mathsf{WORLD} \to \mathsf{Word} \to iProp$

Where a WORLD is a map from addresses to standard states

We will need to satisfy the following monotonicity requirements:

- For uninitialized capabilities: $W' \supseteq W \to \mathcal{V}(W)(p,g,b,e,a) \longrightarrow \mathcal{V}(W')(p,g,b,e,a)$
- For non uninitialized capabilities: $W' \supseteq W \to \mathcal{V}(W)(p,g,b,e,a) \longrightarrow \mathcal{V}(W')(p,g,b,e,a)$
- For Global capabilities: $W' \supseteq^{priv} W \to \mathcal{V}(W)(p, \text{GLOBAL}, b, e, a) \longrightarrow \mathcal{V}(W')(p, \text{GLOBAL}, b, e, a)$

Back to the Unary Logical Relation

 $\mathcal{V}(W)(\mathsf{E},\mathsf{DIRECTED},b,e,a) \triangleq \Box \forall W' \supseteq^e W, \triangleright \mathcal{E}(W')(\mathsf{RX},\mathsf{DIRECTED},b,e,a)$ $\mathcal{V}(W)(\mathsf{E},\mathsf{GLOBAL},b,e,a) \triangleq \Box \forall W' \supseteq^{priv} W, \triangleright \mathcal{E}(W')(\mathsf{RX},\mathsf{GLOBAL},b,e,a)$

Back to the Unary Logical Relation

$$\mathcal{V}(W)(\mathsf{E},\mathsf{DIRECTED},b,e,a) \triangleq \Box \forall W' \supseteq^e W, \triangleright \mathcal{E}(W')(\mathsf{RX},\mathsf{DIRECTED},b,e,a)$$

$$\mathcal{V}(W)(\mathsf{E},\mathsf{GLOBAL},b,e,a) \triangleq \Box \forall W' \supseteq^{priv} W, \triangleright \mathcal{E}(W')(\mathsf{RX},\mathsf{GLOBAL},b,e,a)$$

$$\mathcal{V}(W)(\text{RWLX}, \text{DIRECTED}, b, e, -) \triangleq \underset{a \in [b, e)}{\bigstar} rel(a, \mathcal{V}) * W(a) = \text{Temporary}$$

Back to the Unary Logical Relation

```
\mathcal{V}(W)(E, DIRECTED, b, e, a) \triangleq \Box \forall W' \supseteq^e W, \triangleright \mathcal{E}(W')(RX, DIRECTED, b, e, a)
 \mathcal{V}(W)(E, GLOBAL, b, e, a) \triangleq \Box \forall W' \supseteq^{priv} W, \triangleright \mathcal{E}(W')(RX, GLOBAL, b, e, a)
  a \in [b,e)
           \mathcal{E}(W)(w) \triangleq \forall reg,
      \{ \cdot \cdot \cdot * stsCollection(W) * sharedResources(W) \}
       Executable
      \{\cdots * \exists W' \supseteq^{priv} W, stsCollection(W') * sharedResources(W')\}
```

$$\mathsf{MonoReq}(W,\phi,v,\sqsubseteq) \quad \triangleq \quad \Box \, \forall W', W' \sqsubseteq W \rightarrow \phi(W,v) \, -\!\!\!\! * \phi(W',v)$$

$$\operatorname{permR}(a, W, \phi) \triangleq \exists v, a \mapsto v * \triangleright \phi(W, v) * \operatorname{MonoReq}(W, \phi, v, \supseteq^{priv})$$

$$\operatorname{permR}(a, W, \phi) \triangleq \exists v, a \mapsto v * \triangleright \phi(W, v) * \operatorname{MonoReq}(W, \phi, v, \supseteq^{priv})$$

$$\mathsf{tempR}(a, W, \phi) \triangleq \exists v, a \mapsto v * \triangleright \phi(W, v) * \mathsf{MonoReq}(W, \phi, v, \supseteq^a)$$

$$\mathsf{MonoReq}(W,\phi,v,\beth) \triangleq \Box \forall W', W' \supseteq W \to \phi(W,v) \longrightarrow \phi(W',v)$$

$$\mathsf{permR}(a,W,\phi) \triangleq \exists v, a \mapsto v * \triangleright \phi(W,v) * \mathsf{MonoReq}(W,\phi,v,\beth^{priv})$$

$$\mathsf{tempR}(a,W,\phi) \triangleq \exists v, a \mapsto v * \triangleright \phi(W,v) * \mathsf{MonoReq}(W,\phi,v,\beth^{a})$$

$$\mathsf{uninitR}(a,v) \triangleq a \mapsto v$$

$$\mathsf{frozenR}(a,m) \triangleq a \mapsto m(a) * \forall a' \in dom(m), W(a') = \mathsf{Frozen}(m)$$

$$\mathsf{MonoReq}(W,\phi,v,\beth) \triangleq \Box \forall W', W' \supseteq W \to \phi(W,v) \longrightarrow \phi(W',v)$$


$$\mathsf{permR}(a,W,\phi) \triangleq \exists v, a \mapsto v * \triangleright \phi(W,v) * \mathsf{MonoReq}(W,\phi,v,\beth^{priv})$$

$$\mathsf{tempR}(a,W,\phi) \triangleq \exists v, a \mapsto v * \triangleright \phi(W,v) * \mathsf{MonoReq}(W,\phi,v,\beth^{a})$$

$$\mathsf{uninitR}(a,v) \triangleq a \mapsto v$$

$$\mathsf{frozenR}(a,m) \triangleq a \mapsto m(a) * \forall a' \in dom(m), W(a') = \mathsf{Frozen}(m)$$


f1: prepstack r_stk
loadU r0 r_stk -1
push r_env
load r_env r_env
assert r_env 2
rclear RegName\{PC,r0}
jmp r0



```
f1: prepstack r_stk
loadU r0 r_stk -1
push r_env
load r_env r_env
assert r_env 2
rclear RegName\{PC,r0}
jmp r0
```

We begin with:

 $stsCollection(W) \\ sharedResources(W)$




f1: prepstack r_stk loadU r0 r_stk -1 push r_env load r_env r_env assert r_env 2 rclear RegName\{PC,r0} jmp r0

Context:

 $\mathcal{V}(W)$ (URWLX, DIRECTED, b, e, b + 1)

We begin with:

 $stsCollection(W) \ sharedResources(W)$




f1: prepstack r_stk loadU r0 r_stk -1 push r_env load r_env r_env assert r_env 2 rclear RegName\{PC,r0} jmp r0

Context:

 $\mathcal{V}(W)$ (URWLX, DIRECTED, b, e, b + 1)

We begin with:

 $stsCollection(W) \ sharedResources(W)$




f1: prepstack r_stk loadU r0 r_stk -1 push r_env load r_env r_env assert r_env 2 rclear RegName\{PC,r0} jmp r0

Context:

 $\mathcal{V}(W)$ (URWLX, DIRECTED, b, e, b + 1)

We begin with:

 $stsCollection(W) \ sharedResources(W)$



f1: prepstack r_stk loadU r0 r_stk -1 push r_env load r_env r_env assert r_env 2 rclear RegName\{PC,r0} jmp r0

Context:

 $\mathcal{V}(W)$ (URWLX, DIRECTED, b, e, b + 1) $\mathcal{V}(W)(retv) * \mathsf{MonoReq}(\mathsf{W}, \mathcal{V}, retv, \sqsupseteq^b)$

We begin with:

 $stsCollection(W) \ sharedResources(W)$

e retv b

```
f1: prepstack r_stk loadU r0 r_stk -1 push r_env load r_env r_env assert r_env 2 rclear RegName\{PC,r0} jmp r0
```

Context:

```
\mathcal{V}(W)(URWLX, DIRECTED, b, e, b + 1) \mathcal{V}(W)(retv) * \mathsf{MonoReq}(\mathsf{W}, \mathcal{V}, retv, \sqsupseteq^b)
```

We begin with:

 $stsCollection(W) \ sharedResources(W)$

e (RWX,...) retv b

```
f1: prepstack r_stk loadU r0 r_stk -1 push r_env load r_env r_env assert r_env 2 rclear RegName\{PC,r0} jmp r0
```

Context:

```
\mathcal{V}(W)(urwlx, directed, b, e, b+1) \mathcal{V}(W)(retv) * \mathsf{MonoReq}(\mathsf{W}, \mathcal{V}, retv, \sqsupseteq^b)
```

We begin with:

```
stsCollection(W) \\ sharedResources(W)
```

We end with:

```
stsCollection([b+1:= Uninitialized(RWX, \cdots)]W) sharedResources([b+1:= Uninitialized(RWX, \cdots)]W)
```

(RWX,...) retv b

e

```
f1: prepstack r_stk loadU r0 r_stk -1 push r_env load r_env r_env assert r_env 2 rclear RegName\{PC,r0} jmp r0
```

Context:

```
\mathcal{V}(W)(URWLX, DIRECTED, b, e, b + 1) \mathcal{V}(W)(retv) * \mathsf{MonoReq}(\mathsf{W}, \mathcal{V}, retv, \sqsupseteq^b)
```

Need to establish:

```
\mathcal{V}([b+1:=\mathsf{Uninitialized}(\mathtt{RWX},\cdots)]W)(\mathit{retv})
```

We begin with:

```
stsCollection(W)
sharedResources(W)
```

We end with:

```
stsCollection([b+1 := Uninitialized(RWX, \cdots)]W) sharedResources([b+1 := Uninitialized(RWX, \cdots)]W)
```

(RWX,...) retv b

e

Conclusion

Summary of the Mechanized Verification

- Unary logical relation
 - Parametrized by a Kripke world to distinguish between valid heap and valid stack capabilities
 - A new kind of temporal transition to changes that may be safely observed only by the relative callers
 - A relative future world relation \square^a

Final Remarks

Are directed capabilities feasible?


- Uninitialized directed capabilities require only two additional bits
 - CHERI concentrate [Woodruff et. al. 2019] employs a rigorous compression scheme that reserves 2 and 7 bits in the CHERI-64 and CHERI-128 compression formats
- The semantics of load(U), store(U) and lea require additional bounds checks, however these bounds checks are in the same style as existing ones, and the same optimisation patters ought to apply
- The calling convention uses no stack clearing at all!

Thank you!


Final Remarks - Metrics

- In total: around 60,000 LOC, where 10,000 are for the overlay semantics and FA proof, and 14,000 is the binary model
- Around 1.5 to 2 hours to compile


- There is room for improvement!
 - Alternatives to carrying around the Kripke World
 - Using the new SSWP to get single atomic steps for the program logic




Example



 An uninitialized stack, with temporary parameters at the bottom



- An uninitialized stack, with temporary parameters at the bottom
- We claim ownership of the stack and change the state of our stack frame




- An uninitialized stack, with temporary parameters at the bottom
- We claim ownership of the stack and change the state of our stack frame
- We freeze the lower stack frame and call a new callee



- We claim ownership of the stack and change the state of our stack frame
- We freeze the lower stack frame and call a new callee
- Upon return: we "thaw" the frozen frame, and pop it

- An uninitialized stack, with temporary parameters at the bottom
- We claim ownership of the stack and change the state of our stack frame
- We freeze the lower stack frame and call a new callee
- Upon return: we "thaw" the frozen frame, and pop it




- An uninitialized stack, with temporary parameters at the bottom
- We claim ownership of the stack and change the state of our stack frame
- We freeze the lower stack frame and call a new callee
- Upon return: we "thaw" the frozen frame, and pop it

The Instrumented Machine State


Standard resources

a0	Temporary
a1	Uninitialized(w)

Standard map



Interpretation map



- stsCollection(W): the authoritative view of the standard map
- sharedResources(W): the authoritative view of the interpretation map, AND the standard resource for each address in the map, according to its standard state
- rel(a,Φ): the fragmental view of the association between a and Φ in the interpretation map

Back to the Logical Relation

Associating memory invariants with a standard state

$$\mathcal{V}(\text{RWLX}, \text{DIRECTED}, b, e, -) \triangleq \underset{a \in [b, e)}{\bigstar} \exists P, \exists w \ \sigma, a \mapsto w * \text{state } \sigma * P(\sigma, w) \xrightarrow{\mathcal{N}.a} \\ * \rhd \Box \forall \sigma \ w, P(\sigma, w) \longrightarrow \sigma = \text{Temporary} * \mathcal{V}(w)$$

Back to the Logical Relation

Associating memory invariants with a standard state

$$\mathcal{V}(E, GLOBAL, \cdots) \triangleq \Box \triangleright \mathcal{E}(RX, GLOBAL, \cdots)$$

 $\mathcal{V}(E, DIRECTED, \cdots) \triangleq \Box \triangleright \mathcal{E}(RX, DIRECTED, \cdots)$

Back to the Logical Relation

Associating memory invariants with a standard state

$$\mathcal{V}(E, GLOBAL, \cdots) \triangleq \Box \triangleright \mathcal{E}(RX, GLOBAL, \cdots)$$

$$\mathcal{V}(E, DIRECTED, \cdots) \triangleq \Box \triangleright \mathcal{E}(RX, DIRECTED, \cdots)$$

How to distinguish between the two?