


Decomposing end-to-end refinement proofs

across multiple semantics within separation logics

Hai Dang, David Swasey, Gregory Malecha, Gordon Stewart, Abhishek Anand,
and others


Iris Workshop
May 24, 2023

BedRock virtualization stack



To prove: end-to-end refinement

The Bare-metal Property: "any guest behavior possible on the BedRock stack is also possible on the bare-metal"




end-to-end: *compiled binary code* of **impl** \subseteq the formal **spec**


Challenge: heterogeneous semantics

multiple language abstractions

machine <-> ASM <-> C++



=




*reconfigurable multiple components
each with its own semantics*

spec

impl


Decomposing refinement in separation logic


- **Horizontally across multiple component semantics (in both `impl` and `spec`)**
 - linking multiple (modularly developed) separation logics into one
- **Vertically across multiple language abstractions (compiler correctness + language interoperability)**
 - building language abstraction layers with resources
- **All in separation logic?**
 - PRO: avoid intermediate operational semantics, more expressive with resources
 - CONS: complex logic (later, fancy update modality, etc.)




A path towards incremental end-to-end refinement in separation logics

- We develop general frameworks to decompose multiple semantics in both the **implementation** and the **specification**
- We develop a demo setup of (simplified x86) CPUs + memory + I/O devices
 - decompose a refinement proof using the frameworks
 - construct abstractions *from machine logics to an ASM logic*
- We outline a path towards incremental end-to-end refinement within separation logic, with sketches on the abstractions from ASM to C++





Warm up 1




An open-world setup for multiple semantics:

Hardware components (in both **impl** and **spec**) are modeled as *processes communicating through request/response (output/input) events*

- Events allows for flexible and dynamic communications among components
 - A CPU read or write is a request event that can be responded by a device other than the RAM memory
- All visible events are from physical I/O devices

CPU || Memory || PL011 (I/O Device)




LTS Composition ($Cs = \parallel_{LTS} Cs[i]$)

$$\begin{array}{c} \text{tau step} \\ \hline \text{Cs}[i] \sim\{\tau\}\sim> c' \\ \hline \text{Cs} \sim\{\tau\}\sim> \text{Cs}[i := c'] \end{array}$$

$$\begin{array}{c} \text{external} \quad \text{Cs}[i] \sim\{e\}\sim> c' \quad e \text{ request/response} \leftrightarrow (\text{Fext } e) \text{ request/response} \\ \hline \text{communication step} \quad \text{Cs} \sim\{\text{Fext } e\}\sim> \text{Cs}[i := c'] \\ \hline \text{internal} \quad \text{Cs}[i_1] \sim\{e_1\}\sim> c_1' \quad \text{Cs}[i_2] \sim\{e_2\}\sim> c_2' \quad (e_2, e_1) \text{ is (request, response)} \\ \hline \text{comm step} \quad \text{Cs} \sim\{\tau\}\sim> \text{Cs}[i_1 := c_1'][i_2 := c_2'] \end{array}$$

- Like a threadpool but each thread has its own semantics
- τ are internal steps
- External communications produce externally visible events
- Internal communications are matching request/response pairs (**atomic** step)

Warm up 2



Formally defining the notion of \subseteq as trace refinement

```
big_implem trace_R_refines big_spec :=
  ∀ σ' TR, σinit ~{TR}~>* σ' ⇒
    ∃ s' tr, sinit ~{tr}~> s' ∧ Forall2 R (no_τ TR) (no_τ
tr)
```

Warm up 2: a lightweight refinement setup in Iris

```
refine_inv(R, TR) :=  
   $\exists s \text{ tr}, \sigma * s_{\text{init}} \sim \{ \text{tr} \} \rightsquigarrow s * \text{impl\_resources}$   
  Forall12 R (no_τ TR) (no_τ tr)
```

- instantiate Iris with the **big_impl** LTS
- encode **big_spec** as ghost state
- define a refinement inv that relates traces
- prove WP σ while maintaining the refinement inv

$\bigcirc s_{\text{init}} * \text{impl_resources} \vdash \text{WP } \sigma_{\text{init}} \{ \lambda_, \text{False} \}$

Enters separation logic

Iris adequacy

big_impl trace_R_refines big_spec

$\forall \sigma' \text{ TR}, \sigma_{\text{init}} \sim \{ \text{TR} \} \rightsquigarrow^* \sigma' \Rightarrow \exists s' \text{ tr}, s_{\text{init}} \sim \{ \text{tr} \} \rightsquigarrow s' \wedge \text{Forall12 R (no}_\tau \text{ TR) (no}_\tau \text{ tr)}$

Decomposing multiple semantics of big_impl

$\circ \sigma_{\text{init}} \vdash$

big_impl
decomposition



Base logics

refine_inv(R)

Entering separation logic

impl_resources $\dashv\ast$ Wpio σ_{init}

impl_resources $\dashv\ast$ WP σ_{init}

input/output decomposition
input/output based refinement
Iris


adequacy

big_impl trace_R_refines big_spec

$\forall \sigma' \text{ TR}, \sigma_{\text{init}} \sim \{\text{TR}\} \rightsquigarrow^* \sigma' \Rightarrow \exists s' \text{ tr}, s_{\text{init}} \sim \{\text{tr}\} \rightsquigarrow s' \wedge \text{Forall12 R (no}_\tau \text{ TR)} (\text{no}_\tau \text{ tr})$

Building a logic with multiple semantics

Consider a monolithic logic of a CPU + DRAM + a PL011 (I/O device)



Decomposing a logic for multiple semantics

The monolithic logic considers steps of the whole monolithic machine

$$\{ \text{Pre} \} \sigma_{\text{CPU+DRAM+PL011}} \rightsquigarrow \sigma'_{\text{CPU+DRAM+PL011}} \{ \text{Post} \}$$

Instead, we want to consider each component's steps modularly.

$$\begin{aligned} \{ \dots \} \sigma_{\text{CPU}} &\sim \{ !\text{cpu.Read } l \ v \} \rightsquigarrow \sigma'_{\text{CPU}} \{ \dots \} \\ \{ \dots \} \sigma_{\text{CPU}} &\sim \{ ?\text{cpu.Write } l \ v \} \rightsquigarrow \sigma'_{\text{CPU}} \{ \dots \} \end{aligned}$$


$$\{ \dots \} \sigma_{\text{DRAM}} \sim \{ ?\text{dram.Write } l \ v \} \rightsquigarrow \sigma'_{\text{DRAM}} \{ \dots \}$$

$$\{ \dots \} \sigma_{\text{PL011}} \sim \{ ?\text{pl011.DataRead } l \ v \} \rightsquigarrow \sigma'_{\text{PL011}} \{ \dots \}$$

Decomposing multiple semantics with WPIo

WPIo captures extra rely-guarantee assumptions/obligations one may have when interacting with the environment.

- the requester not only shows that it can make its own step, but also **helps the responder making the matching step, and vice versa**
- request/response conditions capture the atomic spec of the responder, often as AUs



Linking logics for multiple semantics with WPio

```
{ cpu.reg r1 l * cpu.reg r2 v' } !cpu.Read l v { cpu.reg r1 l * cpu.reg r2 v }
{ cpu.reg r1 l * cpu.reg r2 v } !cpu.Write l v { cpu.reg r1 l * cpu.reg r2 v }

{ pl011.reg data_reg [v] } ?pl011.DataRead l v' { v' = v * pl011.reg data_reg [] }

{ l ↳ v' } ?dram.Write l v { l ↳ v }
```

logics more modularly developed

logics linked through internal comm (matching request/response) events

```
cpu.reg r1 pl011.data_reg * cpu.reg r2 v' * pl011.reg data_reg [v] ←
  cpu.WPio (MOV r2 [r1], !cpu.Read pl011.data_reg v)
{ cpu.reg r1 pl011.data_reg * cpu.reg r2 v * pl011.reg data_reg [] }

cpu.reg r1 l * cpu.reg r2 v * l ↳ v' ←
  cpu.WPio (MOV [r1] r2, !cpu.Write l v) { cpu.reg r1 l * cpu.reg r2 v * l ↳ v }

emp ← dram.WPio (?dram.Read l v) { emp }
```


Decomposing multiple semantics of big_impl

$\circ s_{init} \vdash$

Theorem [WPio to WP]: $WPio \sigma \vdash WP \sigma$

Linking Theorem [Decomposition of WPio's]:


$[*set] c \in Cs, WPio c \vdash WPio (||_{LTS} Cs)$




Refinement and WPIO

Theorem [WPIO to WP]:
 $\text{WPIO } \sigma \vdash \text{WP } \sigma$

WPIO request/response conditions
for external communication steps of
physical I/O devices interact with
refinement.





ASM abstractions

- Going from machine logics to ASM logic (“compiler correctness” of assembler)
- Reusing existing logics looks promising [1,2]
- We develop a demo ASM logic *without stating an operational semantics for ASM*
 - After the **WPio** decomposition, abstract from **WPio** of CPU to **WP_{asm}**
 - Intuition: to get to ASM, give up resources needed for the ASM abstractions
 - instruction fetch and decoding (code stored in memory)
 - jump labels

[1] High-Level Separation Logic for Low-Level Code. POPL'13

[2] Islaris: Verification of Machine Code Against Authoritative ISA Semantics. PLDI'22

Building the ASM abstractions

Axiom abstract_asm :

$$\text{WP}_{\text{asm}} \ c1 \ \text{asm_prog} + \\ \forall \text{ pc q, cpu.pc } c1 \ \text{pc} \ -* \ \text{dram.bytes } l \ q \ (\text{assemble } \text{asm_prog}) \ -* \ \text{WPio } c1.$$

Solution :

Definition $\text{WP}_{\text{asm}} \ c1 \ l \ \text{prog} :=$

$$\forall \text{ pc q prog}', \text{cpu.pc } c1 \ \text{pc} \ -* \ \text{dram.bytes } l \ q \ (\text{assemble } \text{prog}') \ -* \\ \text{prog}' @ \text{pc} = \text{prog} \ -* \dots \ -* \ \text{WPio } c1.$$

Machine	$\text{cpu.pc } c1 \ \text{pc} * \ \text{dram.byte } \text{pc } q \ (\text{op_encode MOV [r1] r2}) * \\ \text{cpu.reg } r1 \ l * \ \text{cpu.reg } r2 \ v * \ \text{l} \mapsto \text{v} + \\ \text{cpu.WPio } c1 \\ \{ \text{cpu.pc } c1 \ \text{pc+1} * \ \text{dram.byte } \text{pc } q \ (\text{op_encode MOV [r1] r2}) * \dots \}$
ASM	$\text{cpu.reg } r1 \ l * \ \text{cpu.reg } r2 \ v * \ \text{l} \mapsto \text{v}' + \\ \text{WP}_{\text{asm}} \ c1 \ (\text{MOV [r1] r2}) \ \{ \text{cpu.reg } r1 \ l * \ \text{cpu.reg } r2 \ v * \ \text{l} \mapsto \text{v} \}$

C++ abstractions !?

- *Compiler correctness as separation logic specifications?*
- This would require building multiple layers of abstractions for C++ in the logic
- We need to allow breaking abstractions, consider inline ASM
- Goal: to get to C++, give up resources needed for the C++ abstraction

Axiom abstract_wp_cpp :

$$([\ast \text{list}] \text{ tpts_to } \dots \text{ -}^\ast \text{ WP}_{\text{cpp}} (\text{c1}, \text{ cpp_prog})) \vdash \\ \text{stack_frames } \dots \text{ -}^\ast \text{ page_tables } \dots \text{ -}^\ast \text{ bytes } \dots \text{ -}^\ast \dots \text{ -}^\ast \text{ WP}_{\text{asm}} (\text{c1}, \text{ asm_prog}).$$

Sketching a C++ tpts_to

```
tptsto Tuchar p (Vint v)  
o{[p := (Tuchar, Vint v)]}
```

